Pawel Spychalski (DzikuVx)
|
974a31ad61
|
Fixed missing constrain
|
2017-10-23 19:24:50 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
1d16fdd052
|
close #9
|
2017-10-23 12:51:05 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
471e532c5a
|
close #16
|
2017-10-23 12:45:25 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
0a1b5feecd
|
close #1
|
2017-10-22 20:14:28 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
08b16b4cea
|
close #6
|
2017-10-22 11:56:17 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
779b64189a
|
close #2
|
2017-10-22 09:31:46 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
d790d087fe
|
Fixed debug flags
|
2017-10-20 23:06:14 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
810abc14eb
|
Fixed SPI mode with LoRa32u4 II
|
2017-10-20 22:47:46 +02:00 |
|
Pawel Spychalski
|
021decff98
|
Rx_health frame encoding, no data is yet acquired from Rx hardware
|
2017-10-12 13:29:10 +02:00 |
|
Pawel Spychalski
|
0071b7880f
|
Store last time frame was received
|
2017-10-12 10:45:14 +02:00 |
|
Pawel Spychalski
|
ff2f0f710a
|
RX failsafe with pulling PPM output LOW
|
2017-10-11 14:40:17 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
01836b8657
|
another small refactoring
|
2017-10-07 19:06:07 +02:00 |
|
Pawel Spychalski (DzikuVx)
|
022f186175
|
quite major overhaul
|
2017-10-07 18:57:13 +02:00 |
|
Pawel Spychalski
|
3395587580
|
Defines refactoring
|
2017-10-06 13:47:42 +02:00 |
|
Pawel Spychalski
|
1632baccc8
|
Temprary table used during PPM decoding
|
2017-10-05 09:43:59 +02:00 |
|
Pawel Spychalski
|
2559bd8bc2
|
some more work
|
2017-09-28 13:17:01 +02:00 |
|